INTRODUCTION
Voltage Lift (VL) Technique is a popular method widely used in electronic circuit design. It has been successfully employed in DC/DC converter applications in recent decades, and opened a way to design high voltage gain converters. Three series Luo-Converters [1] [2] [3] are the examples of VL technique implementations. However, the output voltage increases in stage by stage just along the arithmetic progression [4] . Super Lift (SL) Technique is the most significant contribution in Power Electronics, e.g. four series Super-Lift Converters [4, 5] . Their output voltage increases in geometric progression. This paper introduces a novel approach -Super Lift Technique Armed by Split-Capacitors that implements the output voltage increasing in stage by stage along higher geometric progression. It effectively enhances the voltage transfer gain in power series as well [6 -8] .
In order to sort these converters different from existing VL converters, we entitle these converters -Positive Output Super-lift Luo-Converters armed by Split-Capacitors‖. There are few sub-series, we only introduce two subseries: main series and additional series in detail in this paper, and summarize other series. Each circuit of the main series and additional series has one switch S, n inductors (where n is the stage number), other capacitors and diodes. The conduction duty ratio is k, switching frequency is f, switching period is T = 1/f, the load is resistive load R. Figure 1 (a) can be split into two parts: two capacitors C 1 and C 2 as shown in Figure 1 (b) ; and three parts: three capacitors C 1 , C 2 and C 3 as shown in Figure 1 (c). Furthermore, it can be split into  parts that are shown in Figure 1 (d). The split stage can be defined -times. Now, we define the single capacitor to be in  = 1 split stage as shown in Figure 1 (a); We define the two split capacitors to be in  = 2 split stage as shown in Figure 1 (b) , the slave switch S1 is exclusively switched with the Main switch S; We define the three split capacitors to be in  = 3 split stage as shown in Figure 1 (c), the slave switches S1 and S2 are exclusively switched with the Main switch S. We define the  split capacitors to be symbolized by C. These capacitors can be charged by a DC voltage V in . In the steady-state, each capacitor is assumed to be charged to the source voltage V in . All split capacitors are charged by source voltage V in in parallel. When the capacitors are discharged, all split capacitors are discharged by an external voltage in series. 
The voltage transfer gain is 2 1
A. A 2 Split Capacitors ( = 2) Applied in The Elementary P/O SL Circuit. If the capacitor C 1 is split to two capacitors C 1 and C 2 , The circuit and its equivalent circuits during switching-on and -off are shown in Figure 3 (as mentioned that the slave switch S1 is exclusive switch with the Main switch S). 
The voltage transfer gain is 32 1
B. A 3 Split Capacitors ( = 3) Applied in The
Elementary P/O SL Circuit. If the capacitor C 1 is split to three capacitors C 1 , C 2 and C 3 , The circuit and its equivalent circuits during switching-on and -off are shown in Figure 4 (as mentioned that the slave switches S1 and S2 are exclusively switched with the Main switch S). 
The voltage transfer gain is 43 1 
The voltage transfer gain is 1 1
IV. MAIN SERIES
The Main series has several Circuits such as Re-lift circuit, Triple-lift circuit and high-order-lift circuit. We defined the stage as n = 1 means Elementary circuit; n = 2 means Re-Lift circuit, n = 3 means Triple-lift circuit, and n can be higher number means the high-order-lift circuit. Figure 5 shows the Elementary circuit. Figure 6 shows the Re-Lift circuit, and Figure 7 shows the Triple-Lift circuit. The voltage transfer gain of the Re-Lift circuit is
The voltage transfer gain of the Triple-Lift circuit is
The voltage transfer gain of the nth-order-Lift circuit, if each stage use split capacitor C, the voltage transfer gain is 1 
If the capacitor C 11 replaced by a -split Capacitor C as show in Figure 9 . We can call it Multiple/Enhance Circuit (MEC). The output voltage will be ( 1)
VI. ADDITIONAL SERIES All circuits of Positive Output Super-Lift ConvertersAdditional Series are derived from the corresponding circuits of the main series. We can add a MEC following all circuits to obtain the circuits of the Additional Series.
The first three stages of this series are shown in Figures  10 -12 . For convenience to explain, we call them Elementary additional circuit, Re-Lift additional circuit and Triple-Lift additional circuit respectively. We can number them as n = 1, 2 and 3.
A. Elementary additional circuit
This circuit is derived from Elementary circuit with adding a MEC (D 11 -D 12 -C-C 12 ). Its circuit and switch-on and -off equivalent circuits are shown in Figure 10 . The voltage across all capacitor C 2 is V 1 in steady state as shown in Equation (11). The inductor current increases during switch S on, and decreases during switch S off. The current variation is
Therefore the output voltage V O is 1 The voltage across capacitor C 2 is charged to V 1 and voltage across capacitor C 4 is charged to V 2 . All C is charged to V 2 . The V 2 is shown in Equation (13). The second inductor current increases during switch S on, and decreases during switch S off. The current variation is (1 )
C. Triple-Lift additional circuit
This circuit is derived from Re-Lift additional circuit by adding the parts (L 3 -D 6 -D 7 -D 8 -C 5 -C 6 ). Its circuit diagram is shown in Figure 12 . (1 )
D. Higher Order Lift additional circuit
Higher Order Lift additional circuit can be designed by just multiple repeating the parts (L 2 -D 3 -D 4 -D 5 -C 3 -C 4 ). For nth order lift additional circuit, the final output voltage is
VII. SUMMARY OF P/O SUPER-LIFT LUO-CONVERTERS APPLYING SPLIT CAPACITORS All circuits of Positive Output Super-Lift Luo-Converters using split capacitors C and MEC (with C) as a family can be shown in Figure 13 (the family tree). From the analysis of previous two sections we can have the common formula to calculate the output voltage:
The voltage transfer gain is 
A. Experimental results of a Re-lift circuit

